Original URL: http://www.reghardware.co.uk/2006/09/26/intel_teraflop_processor/
IDF Quad-core? Pah! Intel has produced an 80-core chip, the world's first programmable microprocessor with teraflop performance capabilities, the chip giant claimed today. It's not compatible with the x86 instruction set - it's a proof of concept part designed to show how a production processor might operate.
The monster part incorporates not only the usual data-processing facilities - essentially they're just floating point maths co-processors - but also features a network processing unit on each core to control core-to-core communication. The cores are linked in a mesh configuration.
Each core's designed to be clocked to 3.1GHz and is mounted with 20MB of SRAM stacked up on top of the die. Connecting memory this way provides an aggregate bandwidth of a trillion bytes per second, Intel said.
Once Intel boffins have worked out the best way to interconnect cores, memory and other processing features such as specific protocol handles and maybe even graphics engines, they will have to determine how the whole thing can operate with real CPU cores instead of the test units.
Still, Intel CEO Paul Otellini reckons such a processor might become commercially available in five years' time. That's out in the 32nm era, according to Intel's process roadmap (http://www.reghardware.co.uk/2006/09/26/idf_otellini_keynote_process_tech/). ®
Read Reg Hardware's complete IDF Fall 06 coverage here (http://www.reghardware.co.uk/2006/09/27/idf_fall_06_roundup/)
MIT in pedal-powered 'super' computer stunt (21 December 2007)
http://www.theregister.co.uk/2007/12/21/mit_pedal_computer_feat/
Boffins chill chip with ion wind (16 August 2007)
http://www.reghardware.co.uk/2007/08/16/boffins_cool_chip_wind/
Toshiba, Fujitsu, NEC want 32nm friendship (25 July 2007)
http://www.theregister.co.uk/2007/07/25/toshiba_fujitsu_nec_32nm_chip_talks/
Tosh talks up Flash chip stack tech (12 June 2007)
http://www.reghardware.co.uk/2007/06/12/tosh_talks_flash_stack_tech/
Texan researchers cheer tera-op chip endurance test (25 April 2007)
http://www.theregister.co.uk/2007/04/25/ut_trips_ibm/
Big Blue boffins build 3D chip stack tech (12 April 2007)
http://www.reghardware.co.uk/2007/04/12/ibm_chip_stack_technique/
IBM touts novel chip-cooling technique - again (22 March 2007)
http://www.reghardware.co.uk/2007/03/22/ibm_paste_spreading_scheme/
Japanese boffins show off 512-core chip (6 November 2006)
http://www.channelregister.co.uk/2006/11/06/japan_512-core_co-pro/
Intel to intro first four-core, one-die CPU in H2 07? (28 September 2006)
http://www.reghardware.co.uk/2006/09/28/intel_readies_yorkfield/
Itanium powers world's fastest Solaris box! (27 September 2006)
http://www.reghardware.co.uk/2006/09/27/solaris_itanium/
Intel readies SSE 4 for 2007 (27 September 2006)
http://www.reghardware.co.uk/2006/09/27/intel_x86_isa_extensions/
Intel orders software makers to obey Moore's Law (27 September 2006)
http://www.reghardware.co.uk/2006/09/27/intel_terafied/
Intel on top of the server world again (26 September 2006)
http://www.theregister.co.uk/2006/09/26/intel_fourcore_server/
Intel goes public with quad-core roadmap (26 September 2006)
http://www.reghardware.co.uk/2006/09/26/intel_quad-core_roadmap/
Intel offers $1m for a Viiv-based Mac Mini killer (26 September 2006)
http://www.reghardware.co.uk/2006/09/26/intel_viiv_pc_contest/
Intel's Otellini accelerates performance-per-Watt plan (26 September 2006)
http://www.reghardware.co.uk/2006/09/26/idf_otellini_keynote_process_tech/
AMD boycotts Intel (25 September 2006)
http://www.reghardware.co.uk/2006/09/25/amd_boycotts_idf/